
Homework 4

(Due date: March 31st @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!


PROBLEM 1 (12 PTS)

• Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 1011$, $Q = Q_3Q_2Q_1Q_0$



PROBLEM 2 (21 PTS)


- Design a counter using a Finite State Machine (FSM): Counter features:
 - ✓ Count: 000, 001, 011, 101, 111, 010, 100, 110, 000, 001, 011, 101, ...
 - ✓ Input E: Synchronous input that increases the count when it is set to '1'.
 - ✓ Output z: It becomes '1' when the count is 110.
 - \checkmark resetn: Asynchronous active-low input signal. It initializes the count to 000.



- Provide the State Diagram (any representation), State Table, and the Excitation Table of this circuit. (13 pts)
- Provide the excitation equations (simplify your circuit using K-maps or the Quine-McCluskey algorithm) (5 pts)
- Sketch the circuit. Is this a <u>Mealy</u> or a <u>Moore</u> machine? Why? (3 pts)

Problem 3 (20 pts)


• Sequence detector: The machine generates z = 1 when it detects the sequence 00110101. Once the sequence is detected, the circuit looks for a new sequence.



1

- \checkmark Draw the State Diagram (any representation) of this circuit with input x and output z. (5 pts)
- ✓ Complete the State Table and the Excitation Table. (4 pts)
- ✓ Which type is this FSM? (Mealy) (Moore) Why? _____

- Given the following FSM circuit. (w: input, z: output, Q₁Q₀: state) (10 pts)
 - ✓ Provide the Excitation Table, State Table, and the State Diagram (any representation).
 - \checkmark Get the excitation equations and the Boolean equation for z. (6 pts)
 - ✓ Which type is this FSM? (1 pt.) (Mealy) (Moore)




PROBLEM 4 (15 PTS)

- Provide the state diagram (in ASM form) of the FSM whose VHDL description is shown below. Is it a Mealy or a Moore FSM?
- Complete the Timing Diagram. (9 pts)


```
library ieee;
use ieee.std_logic_1164.all;
entity myfsm is
   port ( clk, resetn: in std_logic;
        a, b: in std_logic;
        x,w,z: out std_logic);
end myfsm;
```

```
architecture behavioral of myfsm is
   type state is (S1, S2, S3);
   signal y: state;
begin
  Transitions: process (resetn, clk, a, b)
  begin
     if resetn = '0' then y <= S1;
     elsif (clk'event and clk = '1') then
        case y is
           when S1 =>
             if a = '1' then
               if b = 1' then y \le 33; else y \le 31; end if;
             else
               y <= S2;
             end if;
           when S2 =>
             if a = '1' then y \le S3; else y \le S2; end if;
           when S3 =>
             if b = 1' then y \le 33; else y \le 31; end if;
        end case;
     end if;
  end process;
  Outputs: process (y, a, b)
  begin
      x <= '0'; w <= '0'; z <= '0';
      case y is
          when S1 \Rightarrow if a \Rightarrow '1' then x \iff '1'; end if;
         when S2 \Rightarrow if b \Rightarrow '1' then w \iff '1'; end if;
          when S3 => z <= 1';
      end case;
  end process;
end behavioral;
```



PROBLEM 5 (18 PTS)

• Complete the timing diagram of the following digital system that includes an FSM (in ASM form) and a datapath circuit. Generic components: counter, parallel access shift registers, register. See *Lecture Notes – Unit 6* for their behavior.



PROBLEM 6 (14 PTS)

Attach a printout of your Project Status Report (no more than 3 pages, single-spaced, 2 columns). This report should contain the current status of the project, including more details about the design and its components. You <u>MUST</u> use the provided template (Final Project - Report Template.docx).